Data sheet – TEMU

Terma Emulator

*The Terma Emulator (TEMU) is a full system simulation framework. It consists of a suite of instruction-level emulators of the SPARCv8 (ERC32, LEON2, LEON3, LEON4), PowerPC (PPC750) and ARMv7-R processors, including associated peripherals. TEMU supports the emulation of **multi-core processors**. It is provided as a stand-alone application as well as a set of libraries that can be integrated in an existing simulator.*
TEMU is constructed using modern compiler technology and offers very high performance thanks to domain specific LLVM-based optimisations.

USAGE

TEMU runs unmodified operating systems (e.g. RTEMS and Linux) and application software. TEMU is suitable for software debugging and development, software validation facilities and operational simulators.

PROCESSOR MODELS

Several processor models are included, including the **SPARCv8** based ERC32, LEON2 (AT697), LEON3 (UT699, UT700 etc), LEON4 (GR740). **ARMv7** support includes the TMS570. **PowerPC** support includes PPC750 and E500 (P2020). Additional architectures can be supported on request.

PERIPHERAL MODELS

TEMU comes with several bundled peripheral models, including the ERC32 MEC, LEON2 on-chip devices and many GRLIB devices used in LEON3, LEON4 and LEON5 based processors (including timers, UARTs interrupt controllers, bus controllers), P2020 devices (such as the PIC, UART, GPIO, Ethernet, PCI) and TMS570 devices such as RTI, VIM and SCI.



TEMU - Terma Emulator

MULTI-CORE AND MULTI-SYSTEM EMULATION

A user can define systems with an arbitrary number of processors or use one of the default configurations.

BUS MODELS

Multiple transactional bus models are built in. It includes serial ports, GPIO, MIL-STD-1553A/B, CAN, Ethernet, PCI and SpaceWire. Additional bus models can be added either by the user or by Terma. Controllers and remote terminal models can easily be implemented by the user using the bus model APIs.

TIMING ACCURACY

Each processor core has a static timing model, and can be connected to built-in or custom cache models. Both exact content models and statistical models can be used.

PERFORMANCE

The emulator core is written using the LLVM framework, using custom domain specific compiler optimisations and the full suite of LLVM optimisations. The emulator is further optimized using threaded code, idle loop detection, power down mode support etc.

SOFTWARE DEBUGGING SUPPORT

TEMU comes with an automatable command line interface. It is capable of **non-intrusive source and assembler level software debugging** using DWARF information from the debugged software, and a **GDB RSP** (Remote Serial Protocol) server. This enables the use of existing GDB based debuggers, including graphical debuggers such as DDD and Eclipse. TEMU is fully deterministic, meaning that the user can be confident that behavior is repeatable.

PLUG-IN SUPPORT AND EMULATOR EMBEDDING

There is a fully featured Application Programmer Interface (API) that supports memory mapped devices, data buses, remote terminals and environmental models. The API supports the integration or embedding of TEMU in existing simulators, in this case TEMU is used as a software library.

AUTOMATION LANGUAGES

TEMU script provides a specific language driving the TEMU command line interface, this interface can be scripted.
Python provides access to much of the TEMU C-API.

OPERATING SYSTEMS

Linux®: Works on all recent distributions, specific distributions can be supported if needed. RPM and DEB installers provided in addition to plain tarballs.
macOS®: TEMU can run on recent versions of macOS.
Windows®: TEMU can be made available for Windows if needed.

SOFTWARE PLATFORM

C++11 based internals. Public API is exposed as C11.
No GPL or other copy-left licensed code or libraries used.

IPR owned by Terma, no export restrictions.

SUPPORT

The standard license price includes 1 year warranty & email support. Standard on-site training packages available on request.

Product support is available at: https://tgss.terma.com/

TERMA
ALLIES IN INNOVATION